

09752251.123000





Fig. 1



*Fig. 2*

*Fig. 3A*





Fig. 3B



*Fig. 3C*




Fig. 3D

Diagram illustrating a system architecture 400 within a container 409. The system 400 includes a component 401 (input) and a component 402 (output). It receives input from 401 and outputs to 402. The system 400 is connected to a database 403 via a connection 404. The database 403 provides data to the system 400, which then outputs to 402. The system 400 also outputs to a component 406, which then outputs to 407. The system 400 also outputs to a component 408, which then outputs to 405.

*Fig. 4A*




Fig. 4B



**THE UNIVERSITY OF CHICAGO**

*Fig. 4C*




Fig. 4D




Fig. 4E




Fig. 5A




Fig. 5B





Fig. 6A






Fig. 7



entity Fsm: Fsm

850




FIG. 8A  
(Prior Art)

entity Fsm IS

PORT (

.... ports for entity Fsm ....

);

ARCHITECTURE Fsm OF Fsm IS

BEGIN

.... HDL code for Fsm and rest of the entity. ...

Fsm-state(0 to 2) <= ... signal 801 ....

```
853 E  -- !! Embedded Fsm : exampleFsm;
854 E  -- !! clock       : (Fsm_clock);
855 E  -- !! state_vector : (Fsm_state(0 to 2));
856 E  -- !! states       : (s0, s1, s2, s3, s4);
857 E  -- !! state_encoding : ('000', '001', '010', '011', '100');
858 E  -- !! arcs        : (s0 => s0, s0 => s1, s0 => s2,
                        s1 => s2, s1 => s3, s2 => s2,
                        s2 => s3, s3 => s4, s4 => s0);
859 E  -- !! end Fsm;
```

852

86

END;

FIG. 8B




FIG. 8

(Prior Art)

entity FSM:FSM

850




FIG. 9

TOP, TOP




FIG. 10A

10303 → 10323 → 10343 → 10363  
 <instantiation identifier>, <instrumentation entity name>, <design entity name>, <event name>

FIG 10B





FIG 10C









X:X




FIG. 12A

Entity X IS

PORT (  
;  
);

ARCHITECTURE example OF X IS

BEGIN

...HDL CODE FOR X....

Y:Y  
PORT MAP (  
);

1221

A <= ...  
B <= ...  
C <= ...

1222

--!! [count, countname $\phi$ , clock] <= Y.P; } 1230  
--!! Q <= Y.[B1.count.count1] AND A; } 1232  
--!! [fail, failname $\phi$ , "fail msg"] <= Q XOR B; } 1234  
--!! [harvest, harvestname $\phi$ , "harvest msg"] <= B AND C; } 1236 } 1223

END

FIG. 12B